专利摘要:
The present invention provides an apparatus for maintaining a received signal level of a CDMA base station, in particular, a CDMA base station that can be implemented in an FPGA or EPLD by logicing an automatic gain control RPROM that maintains a constant level of a received signal received in a reverse path of a CDMA base station. Receiving signal level maintaining apparatus, according to the receiving signal level maintaining apparatus of the present invention CDMA base station, by implementing the existing RPROM configuration to maintain the level of the received signal received by the base station by FPGA or EPLD, Space utilization and power consumption can be prevented, and the cost can be reduced.
公开号:KR20000046133A
申请号:KR1019980062809
申请日:1998-12-31
公开日:2000-07-25
发明作者:표병석;차영재;정요안
申请人:김영환;현대전자산업 주식회사;
IPC主号:
专利说明:

Received signal level maintaining device of CDMA base station
The present invention relates to an apparatus for maintaining a received signal level of a CDMA base station. In particular, the present invention relates to an automatic gain control (AGC) registered programmable read only memory (RPROM) that maintains a constant level of a received signal received in a reverse path of a CDMA base station. The present invention relates to a reception signal level maintaining apparatus of a CDMA base station that can be implemented as a field programmable gate array (FPGA) or an erasable programmable logic device (EPLD).
As shown in FIG. 1, the conventional CDMA base station reception device maintains the received signal level using an RPROM that outputs a result value by a formula whenever a clock is input to a value input using a formula stored in advance. The two signals I [3: 0] and Q [3: 0] each have an integer value of -8 to 7, respectively.
That is, when P_CLK is input, the input values of I [3: 0] and Q [3: 0] are latched, and the latched data becomes an address of the internal register of the RPROM.
Subsequently, the internal register of the RPROM has the following formula: [Equation 1] = 127- {2 (OFS_I 2 + OFS_Q 2 ) -72} Absolute value constant 127 {Absolute value constant 2 * 0] ^ 2 + value of input signal that changes with time OFS_Q [3: 0] ^ 2)-Absolute constant 72} is stored, where OFS_I [3: 0] ^ 2 = I [3: 0 ] ^ 2 + 0.5, 0.11 [3: 0] ^ 2 = Q [3: 0] ^ 2 + 0.5, and I or Q is a signal name indicating an integer (for example, -8 to 7 range).
For example, when I [3: 0] is input as '-5' and Q [3: 0] is '1', [Equation 1] is stored in the corresponding register in the RPROM. A value of 127- {2 * (-4.5 2 +1.5 2 ) -72} = 154 is output as shown below. If the calculation result is less than '0', the result is saturated above '0'.
However, the conventional CDMA base station reception signal level maintaining apparatus as described above requires a lot of purchase cost and area of the RPROM that maintains the level of the reception signal received by the base station, and has a problem of high power consumption.
Accordingly, the present invention is to solve the above-mentioned conventional problems, an object of the present invention is to produce a logic having an FPGA or EPLD configuration on a board using the RPROM CDMA base station to minimize the cost and area It is to provide a reception signal level maintenance apparatus of.
In order to achieve the above object, a reception signal level maintaining apparatus of a CDMA base station of the present invention is an apparatus for generating an AGC signal to maintain a constant level of a signal input to a base station. A first encoder which calculates by inputting an input value and outputs a result value; A second encoder having the same function as the first encoder; A full adder which receives the result values transmitted from the first and second encoders, adds them, and transmits the result values; It is characterized by consisting of a saturator to receive the result value transmitted through the full adder when the input value is greater than the set value, and to transmit the result value after saturating the set value.
1 is a block diagram showing a reception signal level maintaining apparatus of a conventional CDMA base station;
2 is a block diagram illustrating a reception signal level maintaining apparatus of a CDMA base station according to an embodiment of the present invention;
3 is a map illustrating an input / output relationship of a first encoder in a reception signal level maintaining device of a CDMA base station according to an embodiment of the present invention;
4 is a map illustrating an input / output relationship of a second encoder in a reception signal level maintaining device of a CDMA base station according to an embodiment of the present invention.
<Explanation of symbols for main parts of drawing>
100: first encoder 200: second encoder
300: adder 400: saturator
Hereinafter, the above-described contents will be described in detail through an embodiment according to the present invention.
2 is a block diagram illustrating a reception signal level maintaining apparatus of a CDMA base station, FIG. 3 is a map (MAP) illustrating an input / output relationship of a first encoder in a reception signal level maintaining apparatus of a CDMA base station, and FIG. 4 is a CDMA base station. Is a map showing the input / output relationship of the second encoder in the reception signal level maintaining apparatus.
As shown in FIG. 2, first, the first encoder 100 calculates an input value into a previously stored equation and calculates a result value, and the second encoder 200 outputs a result value. It plays the same role as the first encoder 100.
In addition, the full adder 300 receives and adds the result values transmitted from the first and second encoders 100 and 200 and transmits them. The saturator 400 is the full adder 300. It receives the result value transmitted through and transmits when it is over the set value and when it is below the set value, it saturates as much as the set value and transmits it.
Hereinafter, an operation process of the reception signal level maintaining apparatus of the CDMA base station configured as described above will be described in detail as shown in FIGS. 2, 3, and 4.
First, as shown in FIG. 2, when a setting value is input to the first encoder 100, the first encoder 100 is inputted by Equation 1 127- {2 * (OFS_I [3: 0] ^ 2 +. OFS_Q [3: 0] ^ 2) -72} to 127-[{2 * (OFS_I [3: 0] ^ 2-0.5-36} + {2 * (OFS_Q [3: 0] ^ 2) + 0.5- [Formula 2] 2 * (OFS_I [3: 0] ^ 2) -0.5-36 is stored.
In addition, a value of an input signal that changes with time is input to the second encoder 200 in the same manner as the first encoder, and the equation [Equation 3] 2 * (OFS_Q [3: 0] distributed in Equation 1] is also input. ^ 2) + 0.5-36 is stored,
That is, signals I [3: 0) and Q [3: 0], which are changed over time, are the two's complement form, and I3 and Q3, which are the most significant bits, are the sign bits, where OFS_I [3: 0]. And OFS_Q [3: 0], the sign (+,-) bits are meaningless.
Also, the square of OFS_I [3: 0] and OFS_Q [3: 0] consists of the "natural numbers + decimals" part, and the fractional part is always 0.25, and doubling 0.25 results in 0.5, which is cumbersome to express. In order to remove 0.5, subtraction and addition are performed as shown in [Formula 2] and [Formula 3].
That is, when a 3-bit set value is input to the first and the encoder 100 and the second protector 200, as shown in FIGS. 3 and 4, an 8-bit value is obtained in the first and second encoders. The result is added by adding the values transmitted through the first and second encoders 100 and 200 by the adder 300.
Then, in the state in which the saturator 400 stores the absolute value constant 127 in advance, the resultant value received through the full adder 300 is received, and the result value is subtracted from the previously stored constant value. If the value is more than '0' which is an integer, it is transmitted. If it is less than '0', it is saturated and then transmitted.
As described above, the reception signal level maintaining apparatus of the CDMA base station of the present invention implements an existing RPROM configuration using an FPGA or EPLD to maintain a constant level of the reception signal received by the base station, thereby utilizing board space and power consumption. Can be prevented, and the cost can be reduced.
权利要求:
Claims (3)
[1" claim-type="Currently amended] An apparatus for generating an AGC signal to maintain a constant level of a signal input to a base station, the apparatus comprising: a first encoder which calculates by substituting a value that is changed over time into a pre-stored equation and outputs a result value; A second encoder having the same function as the first encoder; A full adder which receives the result values transmitted from the first and second encoders, adds them, and transmits the result values; The received signal level maintenance device of the CDMA base station characterized in that it is configured to receive the result value transmitted through the full adder when the value is more than the set value, and to saturate the set value when it is below.
[2" claim-type="Currently amended] The Equation of claim 1, wherein the first encoder is configured to store a value of a signal, which is changed over time and inputted to a base station, in advance: an absolute value constant 2 * (value of an input signal changed over time OFS_I [3]. : 0] ^ 2)-Absolute value constant 0.5-A reception signal level maintaining apparatus of a CDMA base station characterized in that a result value is substituted into an absolute value constant 36.
[3" claim-type="Currently amended] 2. The equation of claim 1, wherein the second encoder is configured to store a value of a signal that is changed over time and inputted to a base station in advance: an absolute value constant 2 * (value of an input signal that varies over time OFS_Q [3]. : 0] ^ 2) + absolute value constant 0.5-A reception signal level maintaining apparatus of a CDMA base station characterized by outputting a result value by substituting an absolute value constant 36.
类似技术:
公开号 | 公开日 | 专利标题
KR900006976A|1990-05-09|Semiconductor memory
US4193118A|1980-03-11|Low pass digital averaging filter
KR940012831A|1994-06-24|Method and apparatus for controlling clock frequency to minimize power consumption of electronic circuits
GB1504806A|1978-03-22|Generating a pseudo-random sequence of eta-bit words
KR940005013A|1994-03-16|Digital signal transmission method and transmitter for transmission
JPS6382513A|1988-04-13|Barrel shifter
KR850008017A|1985-12-11|CMOS input / output circuit
BR9907083A|2000-10-17|Deinterleaving / deinterleaving device and method for communication system
JPH01260675A|1989-10-17|Code correcting device
KR940012850A|1994-06-24|Low amplitude input level conversion circuit
DE3115318A1|1982-02-18|Electronic translating device
JPS5958700A|1984-04-04|Memory protection judge method
RO82134B|1983-07-30|Electronic calculator
GB1346698A|1974-02-13|Digital filter
JPS6196574A|1986-05-15|Pcm signal recording method
KR940016225A|1994-07-22|Semiconductor memory
GB1490964A|1977-11-09|Signal generators
DE3583357D1|1991-08-08|Test pattern generator.
KR900015024A|1990-10-25|Correlation Computing Device
JPS62172866A|1987-07-29|Picture reader
KR980004018A|1998-03-30|Data Processing Units and Microcomputers
JPS5633703A|1981-04-04|Signal converting circuit
JP3603964B2|2004-12-22|Data transmission system for reducing peak-to-average power ratio based on distorting frequently occurring signals
TW370752B|1999-09-21|Multi-carrier transmission interleaving device and method
JPS61214843A|1986-09-24|Modulator
同族专利:
公开号 | 公开日
引用文献:
公开号 | 申请日 | 公开日 | 申请人 | 专利标题
法律状态:
1998-12-31|Application filed by 김영환, 현대전자산업 주식회사
1998-12-31|Priority to KR1019980062809A
2000-07-25|Publication of KR20000046133A
优先权:
申请号 | 申请日 | 专利标题
KR1019980062809A|KR20000046133A|1998-12-31|1998-12-31|Apparatus for maintaining the receiving signal's level of cdma base station|
[返回顶部]